Abstract -Recently, the junctionless (JL) transistors realized by a single-type doping process have attracted attention instead of the conventional metal-oxide-semiconductor field-effect transistors (MOSFET). The JL transistor can overcome MOSFET's problems such as the thermal budget and short-channel effect. Thus, the JL transistor is considered as great alternative device for a next generation low standby power silicon system. In this paper, the JL FinFET was simulated with a three dimensional (3D) technology computer-aided design (TCAD) simulator and optimized for DC characteristics according to device dimension and doping concentration. The design variables were the fin width (W fin ), fin height (H fin ), and doping concentration (D ch ). After the optimization of DC characteristics, RF characteristics of JL FinFET were also extracted.
Introduction
These days, semiconductor devices based on a silicon substrate are being developed for better electrical characteristics and cost-efficiency. However, conventional silicon-based metal-oxide-semiconductor field-effect transistor (MOSFET) technologies are faced with their scaling limit as transistor size continues to decrease [1] [2] [3] [4] . Thus, instead of traditional n/p/n or p/n/p MOSFET, many studies for the junctionless (JL) MOSFET have been reported. The JL MOSFET was originally proposed and demonstrated by Colinge et al [5] [6] . This transistor, which has no pn junctions, operates in accumulation mode (AM) and a degenerate p-type polysilicon gate is used for adjusting threshold voltage to be positive so that its operations are same as the conventional n-type MOSFET. But unlike the conventional short-channel MOSFET need to make highly precise junctions, the JL MOSFETs do not need to form junctions. Thus, the JL MOSFET can overcome many fabrication issues in view of doping techniques and thermal budget without short-channel effects (SCEs) [7] [8] [9] [10] [11] .
In this paper, design optimization of the JL MOSFET which have a fin-type structure (JL FinFET) is performed in view of threshold voltage (V th ), higher gate controllability, enhanced current drivability, and better subthreshold swing (SS). The device was designed with a Silvaco three-dimensional (3D) technology computer-aided design (TCAD) simulation program [12] and the optimization reference of this work is the low standby power technology (LSPT) performances of international technology roadmap for semiconductors (ITRS) roadmap [13] . Also, to obtain accurate results for simulations, electron concentration model, electron-field model, gate current assignment model, and 3D-structure mobility model is considered [12] . Finally, the important parameters such as transconductance (g m ), cut-off frequency (f T ), and maximum oscillation frequency (f max ) are extracted after an optimization process for DC performances. Fig. 1 shows the structure of JL FinFET with 20 nm channel length (L ch ) simulated by the 3D TCAD program. To avoid polysilicon gate depletion, a degenerately doped polysilicon gate was adopted. The gate dielectric material is hafnium oxide (HfO 2 ) with 2 nm thickness (t ox ). The on-state current (I on ) was defined as a drain current (I DS ) at V GS = V DS = 1 V and the off-state current (I off ) was defined as an point of V GS where I DS begins to burst. The V th was defined as V GS at I DS = 10 -7 A/μm. The current of JL MOSFET is dominated by body current instead of surface current between gate oxide and inversion channel layer. Therefore, the channel doping concentration (D ch ), fin height (H fin ), and fin width (W fin ) which are important variables for device optimization process are designated as the simulation variables. Fig. 2 shows the I DS -V GS transfer curves for JL FinFET with various channel doping concentration. 
Simulation Results
where ε s is the semiconductor permittivity, Ф bi is the built in potential and q is the electric potential. The width of depletion region (W d ) is reduced by increase of D ch . JL devices are dominated not by surface current but by body current. Therefore, the high N ch makes it difficult to fully deplete under the gate and V th is decreased. The characteristics of V th according to D ch are summarized in Fig. 3 . Fig. 3 shows V th as a function of D ch . It is confirmed that V th appears to be a negative linear function of D ch . The horizontal slashed area is the section of V th due to the LSPT operation reference suggested by the ITRS Roadmap, and its vicinity with Fig. 8 shows the changes of SS and V th with different W fin . When W fin increases, transistor needs less gate voltages to achieve turn-on condition and consequentially, V th decreases. On the other hand, SS shows increasing results because a variation of I off is much higher than variation of I on . By the LSPT operation range of V th , the W fin of 6 nm to 10 nm is suggested as an optimized parameter. Fig. 9 is the I DS -V GS transfer curves for JL FinFET Fig. 10 which shows electron concentration of high W fin and high H fin under the off-state. In this figure, it is confirmed that low H fin of JL FinFET is easier to deplete all channel area and I off should be much lower. Fig. 11 depicts the changes of SS and V th with different H fin . The V th and SS are in inverse proportion to the H fin . And by the LSPT operation range of V th , the H fin of under 10 nm are an optimized regions. In this region, the H fin of 10 nm where has an minimum value of SS is the optimized result of H fin . Fig. 12 show the main conductance characteristics of optimized JL FinFET with D ch of 19 10 7 . 2 × cm -3 , W fin of 10 nm, and H fin of 10 nm. The transconductance (g m ) and source-drain conductance (g ds ) determine the cut-off frequency (f T ) and maximum oscillation frequency (f max ) by following equations (2) and (3) [15] .
where g m is the transconductance, C gg is the gate input capacitance, R g,eff is the effective gate resistance comprising gate electrode resistance and distributed channel resistance, and C gd is the gate-to-drain capacitance. , it is known that to achieve high f T , the large value of g m should be needed. In Fig. 12 , both g m and g ds increases and saturations near V GS = 0.5 V. Thus, a desirable operation conditions to guarantee high f T should be V GS > 0.5 V.
Figs. 13 (a) and (b) shows the capacitance and resistance of optimized JL FinFET. These characteristics are related with f T and f max which expressed by equations (2) and (b). Fig. 13 (c) depicts the f T and f max as a function of V GS . In both f T and f max are monotonically increases with voltages. The f T and f max was obtained 213.3 GHz and 366.6 GHz respectively at V GS = V DS = 1 V where an operation point. Fig. 14 demonstrates the drain-induced barrier lowering (DIBL) characteristics of optimized JL FinFET. In terms of suppress SCEs (SS ≤ 100 mV/dec, DIBL ≤ 100 mV/V) [16] , the optimized JL FinFET is efficiently satisfying these conditions.
Conclusion
In this paper, we have been performed 3D TCAD simulation of JL FinFET and confirmed the device performances. The JL FinFET is suitable semiconductor devices with LSPT applications and the optimum design of transistor was satisfying the requirement of ITRS roadmap. 
